Abstract: We describe a simple but efficient technique to fabricate large-scale arrays of highly ordered silicon nanostructures. By coupling dual lithography using light of 351.1 nm wavelength with deep reactive ion etching (DRIE), silicon nanostructures of excellent regularity and uniform coverage were achieved. The proposed nanofabrication method not only simplified the nanofabrication process but also produced highaspect-ratio (higher than 15) nanostructures. The scalloping problem was also controlled by regulating DRIE parameters. The process is rapid, cheap, examined to optimize the fabrication process, and has the potential to be scaled up to large areas. The contact angle of a water droplet atop the surface is larger than 150
Introduction
Fabrication of high density array of high-aspect-ratio nanostructures, especially fabrication of nanopillars, has attracted considerable attention as of late. Nanopillars have already been utilized in wide range of applications such as atom diffraction [1] , surface plasmon sensor arrays [2] , separation of DNA molecules [3] , and nanoimprint lithography fabrication.
Usually, nanoscale patterning techniques are involved in the fabrication of nanostructures. Although the standard and conventional electron beam (e-beam) lithography and focused ion beam (FIB) lithography [4] have high resolution and can produce nanoscale structures, both technologies have the disadvantages of low throughput and being expensive. Nanoimprint lithography (NIL) [5] replicates patterns in a parallel fashion, and have the advantages of high speed, low cost, large pattern area, and high pattern density, but it still needs a master mold manufactured by means of e-beam or x-ray lithography [6] . Interference lithography is an attractive method for fabricating nanostructures, as it offers several advantages including a large exposure area and high spatial-phase coherence. However, the spatial resolution is limited by the light source. Shorter wavelength lasers and immersion techniques have been used to fabricate nanostructures [7, 8] , but these two methods require complex sources and have limited exposure area.
Because of the drawbacks of aforementioned techniques, a great deal of efforts has been made to develop commercially viable technologies for nanoscale lithog-raphy. The most commonly used is nanosphere lithography (NSL) [9] [10] [11] [12] [13] , which has been demonstrated as an efficient way to produce nanoscale patterns over a large area with high throughput and low cost. Nanospheres can be introduced onto substrates by spin-coating [14] or created during annealing a thin metallic (Au) layer [15] , or linked on wafers using self-assembling [16] . However, the shapes and the sizes of the nanoparticles created by these techniques are not as well defined as the features created by using traditional lithography, and the placing of the nanoparticles is also inexact. At the same time, the self-assembly can be very time consuming [17] and long-ranged order is still not achieved [18] .
In order to overcome the drawbacks of above techniques, we present a low-cost approach to fabricate high-aspect-ratio silicon nanostructures by dual lithography and high density plasma reactive ion etching (DRIE), achieving high density uniform coverage of nanostructures over entire 4 inch wafers. The size and space between nanopillars were controlled using dual lithography. This method is fast and cheap, and could be combined with microstructures. Most importantly, it has potential to be scaled up for large areas. Eventually, nano/nano dual-scal hierarchical structures was fabricated by coupling black silicon process with DRIEbased microfabrication, and contact angle measurement and tilting test results show that the fabricated silicon surfaces were superhydrophobic, and the contact angles are all larger than 150
• .
Nanostrucures patterned by dual lithography
The pattern size of nanopillars and nanotrenches in a photomask was designed as 1 µm×1 µm and 1 µm×1 mm, which was the minimum size required for successful patternization using photoresist and a contact aligner (MA6/BA6, Karl SUSS company Ltd., Germany). Figure 1 shows the overall fabrication process of making silicon nanostructures by dual lithography. The fabrication process started with a 4 inch polished silicon wafer which had been cleaned with a Piranha solution (H 2 SO 4 :H 2 O 2 , 4:1 by volume) and dehydrated for 10 min at 150℃. Cr (150 nm) was deposited on the silicon surface by a sputtering system. AZ5214E photoresist was then spin-coated at 3000 rpm for 1 min, which resulted in about 800 nm film thickness. After the spincoating, a soft-bake was done at 110℃ for 1 min on a hot plate ( Fig. 1(a) ).
The substrate was then exposed using microlithography and examined for the estimated time necessary to obtain the appropriate exposure dose, and developed by MF700 developer for 24 s. After the development, the substrate was rinsed with deionized water and blown dry with N 2 gas followed by a 1 min hard-bake at 120℃ on a hot plate. The patterned photoresist was scanned by microscope to assess successful development. Finally, the Cr was etched using wet etchant and the first photoresist served as the etching mask, as shown in Fig. 1 (b). These nanostructures with linewidth 1 µm also served as a fiducial pattern for subsequent lithography steps.
The first photoresist was then removed with oxygen plasma ashing, followed by the second photoresist spincoated with the same parameters ( Fig. 1(c) ). Then with the same photomask, the sample was aligned and exposed at a relative offset to the fiducial pattern. The offset may be several hundred nanometers, bigger than 351.1 nm which is the wavelength of UV light, so the width of unprotected by photoresist is less than 649 nm, as shown in Fig. 1(d) .
After the second photoresist developed and a hardbake on a hot plate, the unprotected Cr was etched using the second photoresist as the etching mask. The photoresist was removed with oxygen plasma ashing, as shown in Fig. 1(e) and Fig. 1(f) . Finally, the silicon substrate was then etched by DRIE using the patterned Cr as an etch mask. After the DRIE, the remaining Cr was removed and the sample was cleaned with the Piranha solution. shows SEM images of the fabricated nanopillar or nanotrench arrays of varying heights. The fabricated nanopillars are measured to be about 0.67 µm and 0.4 µm in width, and 1.96 µm and 4.7 µm in height, respectively. The aspect ratio of the nanopillars is more than 3 and 11, as shown in Fig. 2(a) and (b) . Figure 2(c) and (d) show the fabricated nanotrenches, the width are about 0.38 µm and 0.66 µm, their height are about 19.6 µm and 4.3 µm, respectively. The aspect ratio for the nanotrenches is 50 and 6. However, nanometre scale scallops were formed on the sidewalls of the nanostructures due to the etching and passivation alternating in the DRIE process, as shown in Fig. 2(b) and (d), the peak-to-valley height of scallop is over 87 nm. Although the nanostructures had been achieved by the initially chosen process condition, many studies have shown that the profile affects the scattering loss in optical devices, the electrical performances and flow resistance in fluidic devices [19] [20] [21] [22] , it is undesirable in some typical applications.
Control of profile roughness
Although nanostructures had been achieved using an inductively coupled plasma (ICP) etcher with SF 6 +O 2 etch chemistry and C 4 F 8 passivation, the scallops affect the performance of nanostructres, as mentioned before. Table 1 shows the parameters of normal DRIE process which had been used to fabricate nanostructures in Fig. 2 . It has been proven that several parameters, such as RF power, pressure, and gas mixture, influence the sidewall profile of nanostructures. In order to control the nanoscalloping effect, several parameters had been modified based on plenty of experiments. The etching time was decreased from 11 s to 8 s, but the passivation time was increased from 7 s to 10 s, while the other parameters are fixed. Although the etching rate became much slower than before, the roughness of sidewall profiles was improved pronouncedly, as shown in Fig. 3 , decreased from tens of nanometers to several nanometers. The result shows that the roughness of sidewall can be diminished by regulating the relative duration of etch time against deposition. Maybe the total number of etch cycles is responsible for the sidewall profile control, as described in reference [23] . 
Nano/nano dual-scale hierarchical structures fabrication
Superhydrophobic surface has attracted a considerable amount of attention in recent years. It is suggested that dual-scale roughness patterns at different length is the key factor leading to dramatic superhydrophobicity [24] [25] [26] [27] . Highly dense arrays of nanostructures have been successful fabricated by DRIE black silicon [28, 29] . However, the uniformity and reproducibility are often more important in some applications. By coupling the dual lithography, DRIE and black silicon, we have developed an effective fabrication process for nano/nano dual-scale hierarchical structures.
Normal DRIE or black silicon is not efficient enough to fabricate dual-scale nanostructures, such as nano/nano dual-scal hierarchical structures. A hybrid etching process between the normal DRIE and black silicon format is required. After the silicon sample was patterned using the aforementioned multilevel lithography, parameters of DRIE including gas flows, coil power, platen power and total etching cycles were adjusted, as listed in Table 2 . The perfect hybrid etching regime can be achieved by regulating the gas flow of SF 6 and C 4 F 8 , while keeping other parameters fixed. Figure 4 shows the SEM images of nano/nano dual-scale hierarchical structures fabricated by the hybrid etching process. 
Surface characterization results
Contact angle (CA) and contact angle hysteresis (CAH) of the fabricated nano structure arrays with various geometric parameters were measured, and the results are listed in Table 3 . It is clearly seen that all the contact angles are larger than 150
• and quite consistent, and CAH of them are basically less than 4
• . Figure 5 shows CA measurements of the nano structure arrays and nano/nano dual-scal hierarchical structures. It is obvious that the as-prepared silicon surfaces demonstrate high contact angles and low contact angle hysteresis. To further investigate the hydrophobicity of the fabricated surface, tilting test was implemented and recorded by optical contact angle measurement device. Figure 6 shows two snapped picture of tilting test. It • for nano/nano dual-scal hierarchical structure arrays. is seen that water drop easily rolled down when the substrate was titled.
According to above results, it is concluded that the fabricated silicon surfaces with nano pillar arrays were superhydrophobic. The experimental results showed that the average contact angle on flat silicon surfaces is 60
• , whilst the water droplet did not bounce back from the flat silicon surfaces. However, the contact angle are larger than 150
• and water droplet bounced back from the surfaces when nano pillar arrays of silicon structures were generated. It is indicated that the hydrophobicity of the fabricated silicon surfaces are enhanced significantly compared with flat silicon surfaces.
Conclusions
Highly dense arrays of high-aspect-ratio silicon nanopillars have been fabricated using the dual lithography and DRIE. It has also been demonstrated that DRIE together with dual lithography simplifies the fabrication process, and makes it possible to control the size of nanostructures. The DRIE process parameters had also been adjusted to control the roughness of the sidewall profiles of nanostructure. The subsequent simple method of nano/nano dual-scale hierarchical structures' fabrication was also introduced. Contact angle measurement and tilting test results show that the fabricated silicon surfaces were superhydrophobic, and the contact angles are all larger than 150
• . This process can also be used to fabricate more complex periodic nanostructures with smooth sidewalls over a large area, it has practical advantages and new application possibilities in optical, photoelectric, microelectronic, catalytic, and biomedical applications.
